# Transactions Briefs

# Shielding Effect of On-Chip Interconnect Inductance

Magdy A. El-Moursy and Eby G. Friedman

Abstract—Interconnect inductance introduces a shielding effect which decreases the effective capacitance seen by the driver of a circuit, reducing the gate delay. A model of the effective capacitance of an *RLC* load driven by a CMOS inverter is presented. The interconnect inductance decreases the gate delay and increases the time required for the signal to propagate across an interconnect, reducing the overall delay to drive an *RLC* load. Ignoring the line inductance overestimates the circuit delay, inefficiently oversizing the circuit driver. Considering line inductance in the design process saves gate area, reducing dynamic power dissipation. Average reductions in power of 17% and area of 29% are achieved for example circuits. An accurate model for a CMOS inverter and an *RLC* load is used to characterize the propagation delay. The accuracy of the delay model is within an average error of less than 9% as compared to SPICE.

Index Terms—CMOS, gate delay, interconnect modeling, on-chip inductance, propagation delay, *RLC* interconnects, shielding effect.

#### I. INTRODUCTION

With the decrease in feature size of CMOS circuits, on-chip interconnect dominates both circuit delay and power dissipation. Interconnect resistance increases the importance of modeling the interconnect as a distributed load. Based on different RC models, the signal propagation delay through a resistive load has been characterized [1], [2]. These models consider the delay of the passive load, ignoring the delay of the gate which drives the load. Furthermore, the effect of the load resistance on the gate delay is not considered. The driver gate should also be included in the delay model for enhanced delay estimation [3], [4]. Based on a reduced-order model of the driving point impedance [5] the concept of an effective capacitance has been introduced in [6] to better determine the gate delay. An iterative approach is proposed to determine the delay of a gate driving an RC tree. It has been shown that the effective capacitance of a distributed load is less than the total load capacitance, effectively reducing the gate delay. An enhanced method has been developed to replace the iterative approach [7]. As shown in [8], an effective capacitance improves the accuracy of the delay model.

To determine the effective capacitance seen by a driver, a reducedorder model for the driving-point admittance is required. An efficient model for the driving-point characteristics of resistive interconnects is

Manuscript received November 15, 2003; revised March 15, 2004. This work was supported in part by the Semiconductor Research Corporation under Contract 2003-TJ-1068, in part by the Defense Advanced Research Projects Agency/ITO under Air Force Rome Laboratory Contract F29601-00-K-0182, in part by the National Science Foundation under Contact CCR-0304574, in part by the Fulbright Program under Grant 87481764, in part by Grants from the New York State Office of Science, Technology and Academic Research to the Center for Advanced Technology—Electronic Imaging Systems and to the Microelectronics Design Center, and in part by Grants from Xerox Corporation, IBM Corporation, Intel Corporation, Lucent Technologies Corporation, and Eastman Kodak Company.

M. A. El-Moursy was with the Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY 14627 USA. He is now with the Logic Technology Development, Intel Corporation, Hillsboro, OR 97124 USA (e-mail: magdy.a.el.moursy@intel.com).

E. G. Friedman is with the Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY 14627 USA.

Delay Total Delay Gate Delay Line Inductance

Fig. 1. Propagation delay as a function of the line inductance.

presented in [5] and [9]. An accurate approximation is provided to estimate the delay of a gate driving an RC load [6]. The inductive behavior of interconnect, however, can no longer be neglected, particularly in long, low resistance interconnect lines [10], [11]. The inductive interconnect increases the on-chip noise as well as the computational complexity of the design process. Furthermore, the on-chip inductance affects certain design techniques such as repeater insertion [12]. It is shown in this brief that the on-chip inductance can also decrease the signal propagation delay. The concept of an effective capacitance based on a high-order model for the driving point admittance can be used to determine the gate delay of an RLC load.

The propagation delay of an inductive load has been previously analyzed in the literature. Most of these investigations replace the driver with a linear resistance [12]–[14]. The accuracy of these models depends upon the ratio between the driver impedance and the load impedance and the accuracy of the model used to represent the equivalent impedance of the driver. The work described in [15] uses a more accurate driver model, with a lumped model for the load. A more accurate model for both the driver and the load is used in this brief to demonstrate a new concept, the shielding effect of the load inductance. The shielding effect of the load inductance is used to characterize the effective capacitance of an RLC load. To determine the effective capacitance of an RLC load, a realizable reduced-order model is used to characterize the load [16]–[18].

As shown in this brief, the line inductance decreases the delay of the gate driving the load, increasing the interconnect delay. The total circuit delay may decrease with higher inductance, as shown in Fig. 1. This result is the first to show (to the authors' knowledge) that interconnect inductance can decrease the delay of a circuit. The minimum delay occurs when the load is matched with the driver. From a noise perspective, the line inductance should be suppressed. As described in this brief, however, the line inductance can save power and area. Furthermore, if the line is matched with the driver, any ringing effects are eliminated in the signal waveform.

This brief is organized as follows. In Section II, the effective capacitance of an RLC load as compared to an RC load is presented. The effect of inductive shielding on the total propagation delay is discussed in Section III. In Section IV, a comparison between inductive shielding and resistive shielding is described. An analytic solution for the signal propagation delay of an inverter driving an inductive load is provided in Section V. In Section VI, a comparison between the analytic model and simulation is presented. Some conclusions are offered in Section VII.

Digital Object Identifier 10.1109/TVLSI.2004.842315



Fig. 2. Reduced-order model for a general RLC tree. (a) Lumped model. (b)  $\pi_{21}$  model.

## II. EFFECTIVE CAPACITANCE OF RLC INTERCONNECT

Reduced-order models are used to increase the computation efficiency of the timing analysis process. A lumped model of an RLC load which uses the first two moments of the transfer function is shown in Fig. 2(a). The lumped model suffers from significant inaccuracy. Furthermore, the shielding effect of the load inductance is not considered. A circuit representation of a three moment reduced-order model ( $\pi_{21}$ model) is shown in Fig. 2(b) [5].

An efficient technique is presented in [16] to determine the values of  $R_{\pi}$ ,  $L_{\pi}$ ,  $C_1$ , and  $C_2$  for a general *RLC* load. If the interconnect inductance is not considered, the  $\pi_{21}$  *RLC* model reduces to an  $\pi_{21}$ *RC* model with the same values of  $R_{\pi}$ ,  $C_1$ , and  $C_2$  [17] and [18].

Intuitively, the effective capacitance is the equivalent capacitance which replaces the reduced-order  $\pi_{21}$  model while producing the same delay at the load. The effective capacitance of an RLC load is

$$C_{\rm eff-RLC} = C_2 + C_{x-RLC} \tag{1}$$

where  $C_{x-RLC}$  is characterized in Appendix A.  $C_{x-RLC}$  is less than  $C_1$ , reducing the total capacitance seen by the driver for the  $\pi_{21}$  model as compared to a lumped model.  $C_{x-RC}$  is determined for an RC load in [6].  $C_{x-RLC}$  is less than  $C_{x-RC}$  for an inductive load.  $C_{x-RLC}$  decreases with increasing load inductance since the inductive shielding effect increases. The gate delay is proportional to the effective capacitance seen at the driving point. Since the effective capacitance decreases for larger inductances, the gate delay decreases. The interconnect inductance shields part of the load capacitance, reducing the gate delay.

For a total load capacitance and resistance of 400 fF and 100  $\Omega$ , respectively, the impedance parameters of the  $\pi_{21}$  model are  $R_{\pi} = 48 \Omega$ ,  $C_2 = 67$  fF, and  $C_1 = 333$  fF [17]. As shown in [17] and [18],  $L_{\pi}$  is linearly dependent on the load inductance. In order to characterize the effective capacitance for different load inductances, the ratio between the effective capacitance of an RLC model and an RC model is determined. The ratio between the effective capacitance of different load inductances is shown in Fig. 3. The effective capacitance decreases as the load inductance increases.

The shielding effect of the interconnect inductance increases the importance of including the line inductance in the delay analysis [19]. Ignoring the inductance overestimates the circuit delay, requiring a larger buffer to drive the load. The effect of the interconnect inductance on the total signal propagation delay is discussed in Section III.

#### III. EFFECT OF LINE INDUCTANCE ON THE DELAY MODEL

The effective capacitance can be used to characterize the gate delay. The signal propagation delay depends upon the active gate and passive interconnect components of the signal path. The gate delay is the



Fig. 3. Ratio between the effective capacitance of an RLC and RC load.

time required to charge the capacitance seen through the equivalent resistance of the driver. The interconnect delay is the time required for the signal to propagate along the line. These two components cannot be separated as the driver and load represent a single system. The interconnect inductance reduces both the capacitance seen by the driver (as described in Section II) and the equivalent output resistance of the driver by increasing the period during which the driving transistors operate in saturation, reducing the overall gate delay.

For an ideal source driving a distributed RLC line, however, the signal delay is primarily due to the line delay. The line inductance increases the signal propagation delay. For an ideal source driving an RLC line, the line delay can be modeled as [12]

$$t_{pd-RLC} = e^{-2.9 \left( R_{\text{line}}(0.5C_{\text{line}} + C_L)/2 \sqrt{L_{\text{line}}(C_{\text{line}} + C_L)} \right)^{1.35}} \times \sqrt{L_{\text{line}}(C_{\text{line}} + C_L)} + 0.74 R_{\text{line}}(C_L + 0.5C_{\text{line}})$$
(2)

 $C_L$  is the load capacitance driven by the line and  $R_{int}$ ,  $C_{int}$ , and  $L_{int}$  are the total line resistance, capacitance, and inductance, respectively.

The line delay increases with the line inductance as described in [19]. As the line inductance increases, two competing effects change the total delay of the signal, as shown in Fig. 1. The delay due to the active transistor decreases while the delay due to the passive interconnect increases.

To exemplify the effect of the line inductance on the propagation delay, a CMOS inverter driving a long inductive interconnect with  $R_{\text{line}} = 50 \ \Omega$  and  $C_{\text{line}} = 400 \ \text{fF}$  is considered. The total delay for different driver sizes based on a 0.24  $\mu$ m CMOS technology is shown in Fig. 4. Different values of the line inductance with  $C_L = 50 \ \text{fF}$  are considered. Note the general similarity to Fig. 1.

The propagation delay decreases with increasing line inductance until a minimum delay is reached. The total delay decreases with higher line inductance over a wide range of driver size (the NMOS transistor size  $W_n$  ranges from 10 to 50  $\mu$ m). For small drivers (i.e.,  $W_n < 5 \ \mu m$ ), the line inductance has no effect on the propagation delay since the delay is dominated by the driver output resistance. For large drivers (i.e.,  $W_n > 50 \ \mu m$ ), the line inductance increases the delay. The output resistance of these drivers is small and the interconnect delay dominates the total delay. Large drivers are not preferred as the decrease in signal delay is not significant, while the required area and dissipated power are large. Furthermore, the input gate capacitance is greater with larger drivers, increasing the load and therefore the delay of the previous logic stage. Cascaded buffer tapering can be used for large drivers, but the power dissipation increases due to the additional inverters (cascaded tapered inverters [20]) employed to reduce the delay.



Fig. 4. Total delay for different values of line inductance and driver size of a distributed RLC interconnect as determined by the Cadence circuit simulator.

Curve fitting is used to determine the optimum value of the line inductance to achieve the minimum propagation delay. The minimum delay is determined over a wide range of line inductance (from 0.1 to 10 nH), load capacitance (from 10 to 250 fF), inverter size (from 5 to 50  $\mu$ m), line capacitance (from 100 fF to 1 pF), and line resistance (from 25  $\Omega$  to 100  $\Omega$ ). The minimum delay occurs when the ratio between the equivalent output resistance of the driver  $R_{tr}$  equals the magnitude of the lossy characteristic impedance of the line  $|Z_{\text{line}}|$  or  $Z_T = 1$ 

$$Z_T = \frac{R_{tr}}{|Z_{\text{line}}|} \tag{3}$$

$$R_{tr} = \frac{V_{dd}}{k_n (V_{dd} - V_{tn})^{\alpha}} + \frac{V_{dd}}{k_n \left[ 2(V_{dd} - V_{tn})V_{dd} - \frac{V_{dd}^2}{2} \right]}$$
(4)

$$|Z_{\rm line}| = \sqrt{\frac{\sqrt{R_{\rm line}}^2 + (\omega L_{\rm line})^2}{\omega C_{\rm line}}}$$
(5)

where  $\omega = 2\pi/t_r$ ,  $V_{dd}$  is the supply voltage,  $k_n$  is the transconductance of the NMOS transistor of the driving inverter,  $V_{tn}$  is the threshold voltage of an NMOS transistor,  $\alpha = 1.3$  and models the velocity saturation in a short-channel transistor, and  $t_r$  is the signal transition time at the output of the driving inverter.  $t_r$  is iteratively determined based on the concept of an effective capacitance.

The total propagation delay increases if the line inductance is less than the matched condition. Ignoring the line inductance overestimates the delay and the size of the driver. The line inductance is considered in Section VI in the design of an inverter driving a section of RLC interconnect. The savings in both power and area if line inductance is considered is noted.

Interconnect resistance also has a shielding effect on the gate delay. However, resistive shielding has a different effect on the total propagation delay. A comparison between the shielding effect of the interconnect resistance and inductance is described in Section IV.

#### IV. INDUCTIVE SHIELDING VERSUS RESISTIVE SHIELDING

The shielding effect, which reduces the effective capacitance seen by a driver, exists in both RC and RLC loads. The interconnect resistance and/or inductance impedes the propagation of the signal along the line, shielding part of the total line capacitance. The effective capacitance for both RC and RLC lines is less than the total line capacitance, reducing the gate delay. For RC interconnects, the line delay is linearly proportional to the line resistance. The increase in the line delay is greater than the reduction in the gate delay. The total signal propagation delay increases with interconnect resistance, as shown in Fig. 5. The



Fig. 5. Total delay for different values of line resistance and driver size for a distributed RLC interconnect (Cadence circuit simulator).



Fig. 6. Total delay for different values of line resistance and inductance of a distributed RLC interconnect (Cadence circuit simulator).

propagation delay of a CMOS inverter driving a distributed RLC line with  $L_{\rm line} = 2 \text{ nH}$  is determined for the line parameters mentioned in Section III. Unlike the line inductance, the propagation delay increases with line resistance for different driver sizes.

For highly inductive lines, the line resistance does not significantly affect the signal propagation delay. The propagation delay is  $\propto \sqrt{L_{\rm line}C_{\rm line}}$  in lossless lines. This limiting case provides intuition describing the sublinear dependence between the line delay and the line inductance. The line delay is sublinearly proportional to the line inductance in *RLC* lines. The reduction in gate delay, with an increase in line inductance, decreases the total propagation delay of the signal as described in Section III.

As technology advances, new materials are used to reduce the line resistance and therefore the signal delay. These lower resistive materials increase the importance of considering the line inductance. As interconnect resistance decreases, the interconnect inductance has a greater effect on the signal characteristics. As shown in Fig. 6, the propagation delay decreases as the line resistance decreases. The reduction in the propagation delay is shown for different values of line inductance. The propagation delay decreases more rapidly for those lines with a larger inductance. A greater reduction in propagation delay can be achieved if low resistive materials are used in highly inductive lines.

For an inductive load, more sophisticated models are required to capture the effects of the interconnect inductance on the signal characteristics. An analytic solution characterizing the signal propagation delay of an inverter driving a reduced-order  $\pi_{21}$  model of a distributed *RLC* line is presented in Section V.



Fig. 7. Interconnect and driver models. (a) Distributed with constant source resistance [12]. (b) Lumped with nonlinear transistor model. [15] (c)  $\pi_{21}$  with nonlinear transistor model.

# V. PROPAGATION DELAY OF CMOS INVERTER DRIVING AN INDUCTIVE LOAD

Different models have been developed to determine the propagation delay of a CMOS gate (inverter) driving an RLC load. The propagation delay is used to refer to the total delay from the input of the gate to the load. Simple models are used in [12], [15] to simplify the circuit analysis process. A linear model of the driver transistor is not sufficiently accurate to characterize the propagation delay. The distributed model described in [12] is shown in Fig. 7(a). This model replaces the driver of an RLC interconnect with an equivalent resistance. The accuracy of the model depends upon the accuracy of modeling the nonlinear element (inverter) with a constant resistance. The lumped model used to determine the delay expression in [15] is shown in Fig. 7(b). This model suffers from inaccuracy since the shielding effect of the load inductance is not considered.

More accurate expressions to calculate the propagation delay of a CMOS inverter driving an RLC load based on the  $\pi_{21}$  model, which is shown in Fig. 7(c), are provided in Appendix B. As described in Section II, the interconnect inductance reduces the effective capacitance seen by the driver, reducing the gate delay. Furthermore, the inductance decreases the effective resistance of the driving gate, further reducing the gate delay. The load inductance impedes the flow of the current to the interconnect load, delaying when the driving transistor enters the saturation region. The reduction in the gate delay contributes to a reduction in the total propagation delay. A comparison between the three models for different load parameters is presented in Section VI.

## VI. SIMULATION RESULTS

Three different models are used to illustrate the importance of an accurate model to represent both the driver and the interconnect. In Table I, a comparison between the model described in [12], a lumped RLC model [15], and the  $\pi_{21}$  model (described in Appendix B) is listed. The  $\pi_{21}$  model achieves high accuracy, determining the delay with an average error of less than 9% for different line parameters.

The line inductance reduces the total signal propagation delay as discussed in previous sections of this brief. Including the inductance in the interconnect model is important in the design of a line driver. Excluding the inductance overestimates the delay of the circuit and underestimates the current sourced by the driver. Including the line inductance can reduce the driver size, saving both area and power.

A 0.24  $\mu$ m CMOS technology is used to demonstrate the effect of including the line inductance in the design of a line driver. An

TABLE I PROPAGATION DELAY WITH DIFFERENT MODELS FOR DIFFERENT LINE INDUCTANCES

$W_n = 20 \ \mu \mathrm{m}, \ R_{line} = 50 \ \Omega$										
$C_{line} = 400 \text{ fF}$										
Cadence	Ismail/Friedman [12]		Tang/1	Friedman [15]	$\pi_{21}$					
(psec)	psec	Error	psec	Error	psec	Error				
77	35.2	-54.2%	59.5	-22.7%	68.2	-11.3%				
74	35.7	-51.7%	62.2	-15.8%	70.0	-5.4%				
67	38.1	-43.0%	66.6	-0.5%	64.7	-3.4%				
68	41.4	-39.0%	97.8	43.8%	63.3	-6.8%				
70	45.0	-35.6%	101.8	45.5%	72.6	3.8%				
73	48.6	-33.4%	105.2	44.1%	80.3	10.0%				
	-54.27%		-45.95%		-11.35%					
	41.51%		30.75%		6.11%					
$C_{line} = 1 \text{ pF}$										
Cadence	Ismail/Friedman [12]		Tang/Friedman [15]		$\pi_{21}$					
(psec)	psec	Error	psec	Error	psec	Error				
148	86.3	-41.6%	97.8	-33.8%	130.1	-12.0%				
147	86.4	-41.2%	93.3	-36.5%	129.6	-11.7%				
153	87.0	-43.0%	86.5	-43.4%	131.5	-14.0%				
145	88.7	-38.7%	81.1	-44.0%	134.2	-7.3%				
132	91.1	-30.9%	76.6	-41.9%	122.5	-7.1%				
118	94.0	-20.2%	96.8	-17.8%	117.1	-0.7%				
	-43.00%		-45.64%		-14.00%					
	36.23%		38.69%		8.91%					
	Cadence (psec) 77 74 67 68 70 73 Cadence (psec) 148 147 153 145 132 118	$\begin{tabular}{ c c c c } \hline V \\ \hline \hline Cadence & Ismai \\ \hline (psec) & psec \\ \hline 77 & 35.2 \\ \hline 74 & 35.7 \\ \hline 67 & 38.1 \\ \hline 68 & 41.4 \\ \hline 70 & 45.0 \\ \hline 73 & 48.6 \\ \hline \hline \hline \\ \hline \hline \\ \hline \hline \\ \hline \hline \\ \hline \\ \hline \\ \hline $	$\begin{tabular}{ c c c c c } \hline & $W_n = 20 \ \mu m, R_{lit}$ \\ \hline $C_{line}$ \\ \hline $Psec $ Error$ \\ \hline $77 $ $35.2 $ -54.2\% $ \\ \hline $74 $ $35.7 $ -51.7\% $ \\ \hline $67 $ $38.1 $ -43.0\% $ \\ \hline $68 $ $41.4 $ -39.0\% $ \\ \hline $73 $ $48.6 $ -33.4\% $ \\ \hline $73 $ $48.6 $ -33.4\% $ \\ \hline $-54.27\% $ \\ \hline $41.51\% $ \\ \hline $C_{lin}$ \\ \hline $Cadence $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $ $$	$\begin{split} W_n &= 20 \ \mu \mathrm{m}, \ R_{line} = 50 \\ \hline C_{line} &= 400 \\ \hline C_{adence} & \mathrm{Ismail/Friedman} \ [12] & \mathrm{Tang/I} \\ (\mathrm{psec}) & \mathrm{psec} & \mathrm{Error} & \mathrm{psec} \\ \hline 77 & 35.2 & -54.2\% & 59.5 \\ \hline 74 & 35.7 & -51.7\% & 62.2 \\ \hline 67 & 38.1 & -43.0\% & 66.6 \\ \hline 68 & 41.4 & -39.0\% & 97.8 \\ \hline 70 & 45.0 & -35.6\% & 101.8 \\ \hline 73 & 48.6 & -33.4\% & 105.2 \\ \hline & 41.51\% & \hline \\ \hline Cadence & \mathrm{Ismail/Friedman} \ [12] & \mathrm{Tang/I} \\ (\mathrm{psec}) & \mathrm{psec} & \mathrm{Error} & \mathrm{psec} \\ \hline 148 & 86.3 & -41.6\% & 97.8 \\ \hline 147 & 86.4 & -41.2\% & 93.3 \\ \hline 153 & 87.0 & -43.0\% & 86.5 \\ \hline 145 & 88.7 & -38.7\% & 81.1 \\ \hline 132 & 91.1 & -30.9\% & 76.6 \\ \hline 118 & 94.0 & -20.2\% & 96.8 \\ \hline & -43.00\% & -43.0\% & -43.0\% \\ \hline \end{array}$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				

interconnect line with  $R_{\rm line} = 10 \ \Omega/\rm{mm}$ ,  $C_{\rm line} = 105 \ \rm{fF}/\rm{mm}$ , and  $L_{\rm line} = 650 \ \rm{pH}/\rm{mm}$  is assumed to determine the reduction in the size of the line driver if inductance is considered. A symmetric CMOS inverter is used to drive a line loaded by a capacitive load of 50 fF to achieve a target delay. The target delay and the driver size that achieves this delay are listed in Table II. A reduction in power dissipation of 5% and in gate area of 13% is achieved if line inductance is considered. As technology advances, different dielectric and line materials will be used to reduce the interconnect delay. Low- $\kappa$ dielectric materials and copper interconnect will reduce both the line capacitance and resistance, increasing the effect of inductance on the signal behavior. A 17% reduction in power dissipation and 29% reduction in gate area is demonstrated for a low- $\kappa$  copper interconnect example circuit.

## VII. CONCLUSIONS

The shielding effect of interconnect inductance is introduced. The effective capacitance of an RLC load decreases with increasing line inductance, reducing the gate delay of a driver. Furthermore, the line inductance reduces the equivalent output resistance of a driver, reducing the total propagation delay. Resistive shielding, however, does not reduce the propagation delay since the increase in the line delay is typically greater than any reduction in the gate delay.

A parameter  $Z_T$ , the ratio between the output driver resistance and the magnitude of the lossy characteristic impedance of the line, is introduced to characterize the signal propagation delay of a CMOS inverter driving an *RLC* interconnect. The minimum propagation delay is achieved when  $Z_T = 1$ , where the driver is matched with the lossy characteristic impedance of the line.

The line inductance can significantly affect the resulting circuit performance. A smaller line driver can be used to drive an interconnect line if the line inductance is considered, more accurately achieving the target delay than if the line inductance is ignored. Furthermore, the per cent savings in both area and power dissipation is expected to increase as technology advances. A reduction of 17% in power dissipation and 29% in gate area is achieved for an example circuit.

An accurate model of the propagation delay of a CMOS inverter driving an RLC load is provided. An error of less than 9% as compared to dynamic circuit simulation is exhibited.

TABLE II REDUCTION IN AREA AND POWER DISSIPATION WHEN CONSIDERING LINE INDUCTANCE FOR DIFFERENT DIELECTRIC AND LINE MATERIALS

Dielectric material	Resistivity	Target delay	$W_n \ (\mu m)$		Per cent reduction	Per cent reduction	
		(psec)	RC	RLC	in power dissipation	in area	
$SiO_2$	Aluminum	100	19	16.5	5%	13%	
	Copper	100	17.8	15.2	6%	15%	
Low- <i>ĸ</i>	Aluminum	60	23	19	9%	17%	
	Copper	60	21	15	17%	29%	



Fig. 8. Discharge currents for the  $\pi_{21}$  RLC model.

## APPENDIX A EFFECTIVE CAPACITANCE OF AN *RLC* LOAD

In order to compare the effective capacitance of RC and RLC delay models, the signal transition time at the output of a driving inverter  $V_o$ is assumed equal for both models. The waveform used in [6] is assumed to compare the effective capacitance of an RLC model with the model described in [6].

$$V_{o}(t) = \begin{cases} V_{dd} - ct^{2}, & \text{for } 0 \le t \le t_{x} \\ a + b(t - t_{x}), & \text{for } t_{x} \le t \le t_{D} \end{cases}$$
(A.1)

where  $b = -0.8(V_{dd}/t_r)$  and  $t_x$ ,  $t_D$ , a, and c are constants that characterize the waveform of  $V_o$ .  $t_r$  is the transition time of  $V_o$  which is obtained iteratively after determining the effective capacitance. The waveform of a signal propagating along an RLC line may be distorted by the inductance. However, the effect of this distortion on the effective capacitance is not significant. The effective capacitance of the  $\pi_{21}$ model is the capacitance which draws a current equal to the average current drawn from both  $C_1$  and  $C_2$  in the  $\pi_{21}$  model [6]. The average currents,  $I_{c1-av}$  and  $I_{c2-av}$ , discharge (for an output high-to-low transition) the capacitances  $C_1$  and  $C_2$ , respectively, as shown in Fig. 8. Laplace transforms are used to obtain an expression for  $I_{c1-av}$  [19].

Equalizing the average current required to drive an effective capacitance  $I_{\text{Ceff}-av}$  with the summation of  $I_{C1-av}$  and  $I_{C2-av}$ , the effective capacitance  $C_{\text{eff}-\text{RLC}}$  can be expressed as

$$C_{\text{eff}-\text{RLC}} = C_2 + \frac{t_D}{2ct_x(t_D - \frac{t_x}{2})} I_{c1-av}.$$
 (A.2)

## APPENDIX B

PROPAGATION DELAY BASED ON  $\pi_{21}$  Reduced-Order Model

As shown in [2], the signal waveform shape is important for accurately estimating the delay. A ramp input signal is assumed to determine the propagation delay of a CMOS inverter driving a  $\pi_{21}$  model for an *RLC* load. To determine an analytic solution for the propagation delay assuming the  $\pi_{21}$  model shown in Fig. 7(c), an expression for the signal waveform across *C* during a high-to-low transition  $V_c(t)$ is determined [19].

The propagation delay can be determined by numerically solving the nonlinear equation (B.1) to determine  $t_{50\%}$ 

$$V_c(t_{50\%}) - \frac{V_{dd}}{2} = 0.$$
 (B.1)

The propagation delay is

$$t_{pd} = t_{50\%} - \frac{t_{rIn}}{2} \tag{B.2}$$

where  $t_{rIn}$  is the transition time of the input signal of the driving gate.

#### REFERENCES

- [1] W. C. Elmore, "The transient response of damped linear networks," *J. Appl. Phys.*, vol. 19, pp. 55–63, Jan. 1948.
- [2] A. B. Kahng and S. Muddu, "Analysis of RC interconnections under ramp input," in Proc. ACM/IEEE Design Autom. Conf., Jun. 1996, pp. 533–538.
- [3] L. Chen, S. K. Gupta, and M. A. Breuer, "A new gate delay model for simultaneous switching and its applications," in *Proc. ACM/IEEE Design Autom. Conf.*, Jun. 2001, pp. 289–294.
- [4] V. Adler and E. G. Friedman, "Repeater design to reduce delay and power in resistive interconnect," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 45, pp. 607–616, May 1998.
- [5] P. R. O'Brien and T. L. Savarino, "Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation," in *Proc. IEEE/ACM Int. Conf. Computer-Aided Design*, Nov. 1989, pp. 512–515.
- [6] J. Qian, S. Pullela, and L. Pillage, "Modeling the effective capacitance for the *RC* interconnect of CMOS gates," *IEEE Trans. Computer-Aided Design Integr. Circuits Syst.*, vol. 13, pp. 1526–1535, Dec. 1994.
- [7] A. B. Kahng and S. Muddu, "New efficient algorithms for computing effective capacitance," in *Proc. ACM Int. Symp. Physical Design*, Apr. 1998, pp. 147–151.
- [8] C. V. Kashyap, C. J. Alpert, and A. Devgan, "An effective capacitance based delay metric for *RC* interconnect," in *Proc. IEEE/ACM Int. Conf. Computer-Aided Design*, Nov. 2000, pp. 229–234.
- [9] A. Devgan and P. R. O'Brien, "Realizable reduction for RC interconnect circuits," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Nov. 1999, pp. 204–207.
- [10] Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Figures of merit to characterize the importance of on-chip inductance," *IEEE Trans. Very Large Scale (VLSI) Syst.*, vol. 7, pp. 442–449, Dec. 1999.
- [11] B. Krautr, S. Mehrotra, and V. Chandramoouli, "Including inductive effects in interconnect timing analysis," in *Proc. IEEE Custom Integr. Circuits Conf.*, May 1999, pp. 445–452.
- [12] Y. I. Ismail and E. G. Friedman, "Effects of inductance on the propagation delay and repeater insertion in VLSI circuits," *IEEE Trans. Very Large Scale (VLSI) Syst.*, vol. 8, pp. 195–206, Apr. 2000.
- [13] R. Venkatesan, J. A. Davis, and J. D. Meindl, "Compact distributed *RLC* interconnect models—Part IV: Unified models for time delay, crosstalk, and repeater insertion," *IEEE Trans. Electron Devices*, vol. 50, pp. 1094–1101, Apr. 2003.
- [14] K. Banerjee and A. Mehrotra, "Analysis of on-chip inductance effects for distributed *RLC* interconnects," *IEEE Trans. Computer-Aided Design Integr. Circuits Syst.*, vol. 21, pp. 904–915, Aug. 2002.
- [15] K. T. Tang and E. G. Friedman, "Delay and power expressions characterizing a CMOS inverter driving an *RLC* load," in *Proc. IEEE Int. Symp. Circuits Syst.*, vol. 3, May 2000, pp. 283–286.
- [16] X. Yang, C.-K. Chang, W. H. Ku, and R. J. Carragher, "Hurwitz stable reduced order modeling for *RLC* interconnect trees," in *Proc. IEEE/ACM Int. Conf. Computer-Aided Design*, Nov. 2000, pp. 222–228.
- [17] A. B. Kahng and S. Muddu, "Efficient gate delay modeling for large interconnect loads," in *Proc. IEEE Multi-Chip Module Conf.*, Feb. 1996, pp. 202–207.
- [18] L. Yin and L. He, "An efficient analytical model of coupled on-chip *RLC* interconnects," in *Proc. ACM/IEEE Design Autom. Conf.*, Jan. 2001, pp. 385–390.
- [19] M. A. El-Moursy and E. G. Friedman, "Shielding effect of on-chip interconnect inductance," in *Proc. IEEE Great Lakes Symp. VLSI*, Apr. 2003, pp. 165–170.
- [20] B. S. Cherkauer and E. G. Friedman, "A unified design methodology for CMOS tapered buffers," *IEEE Trans. Very Large Scale (VLSI) Syst.*, vol. 3, pp. 99–111, Mar. 1995.